CapitalKnowledge

Capital Wiring Integrator > Inline Pairs

Constraining

the Automatic Association of Inline Halves

You can use the “Place Inline Half by Attribute/Property” constraint to specify whether inline halves with a particular property or attribute (from Capital Logic Designer) are associated with particular inline halves in Capital Wiring Integrator. You can also apply this constraint to inline connectors and harnesses on a topology diagram.

This constraint is not normally required as the default behavior is to associate inline halves with the same name. This constraint is only used if you require inline halves in Capital Logic Designer to have different names from inline halves in Capital Wiring Integrator.

Note

You can bundle constraints into rules that you can set on objects. See Rules and Constraints to create rules.

Rules and constraints adhere to hierarchies. That means, if they are set on an object, child objects inherit them. For example, you can apply constraints to a diagram so that they are inherited by all objects on that diagram (in this case, all slots and connectors). See Setting Constraints for an Entire Topology Diagram.

Procedure

  1. Select the object on which to set the constraint:Press the space bar and enter Properties.

Right-click and select Properties.

Double-click the object in the Diagram window.

The Edit Properties dialog box for the object is displayed.

  1. Click the Rules tab and click the Add Constraint button.The Constraint Selection dialog box is displayed.

  2. Select Place Inline Half by Attribute/Property and click OK.The constraint is added to the Edit Properties dialog box.

  3. Edit the constraint as required and click OK.

Results

  • The constraint is applied when Capital Logic Designer designs are associated with the topology diagram and when updated data from the Capital Logic Designer design is synchronized with the topology design.

Parent Topic:

Inline Pairs

Related Topics

  • Constraints (Capital Wiring Integrator)

  • Setting Constraints for an Entire Topology Diagram

  • Inline Pairs

Capital Logic Designer User Guide, 2512

Unpublished work. © 2025 Siemens

Source: https://docs.sw.siemens.com/en-US/doc/861057055/202410078.capital_ld_user/id4180e8ca-77bf-451e-a524-8393be7fa416 · retrieved 2026-07-18